Interface trap characterization of atomic layer deposition Al2O3/GaN metal-insulator-semiconductor capacitors using optically and thermally based deep level spectroscopies J. Appl. Phys. 113, 204505 (2013) The electrical properties of HfO 2 -based metal-insulator-semiconductor capacitors have been systematically investigated by means of I-V and C-V characteristics, admittance spectroscopy, deep level transient spectroscopy, conductance transient, and flat band voltage transient techniques. Attention is also given to the study of the temperature dependence of the leakage current. HfO 2 films were grown on p-type silicon substrates by atomic layer deposition using hafnium tetrakis(dimethylamide) as hafnium precursor, and ozone or water as oxygen precursors. The growth temperature ranged from 150 to 350 C. Low growth temperatures prevent decomposition and high growth rate, as well as high contamination levels. As a result, the leakage current is lower for lower deposition temperatures. Some of the deposited samples were submitted to a postdeposition annealing at 650 C in N 2 atmosphere, showing a decrease in the leakage current and an increase in the equivalent oxide thickness (EOT), whereas interfacial state density increases and defect density inside the dielectric bulk decreases. Regarding dielectric reliability, in our experimental conditions, HfO 2 layers grown at 150 C exhibit the largest EOT and breakdown voltage. The electrical behaviour is clearly linked with structural properties, and especially with the formation of an interfacial layer between the HfO 2 layer and the silicon substrate, as well as with the presence of several impurities.
I. INTRODUCTION
The continuous scaling down of devices in CMOS technology requires the replacement of SiO 2 as the gate dielectric. Many high-k dielectrics have been extensively studied [1] [2] [3] in order to fulfil the CMOS scaling down laws. Among all high-k dielectrics, hafnium oxide and hafnium silicates are the most promising materials, and they are currently being used, in combination with metal gate electrodes, for transistor production in sub-30 nm CMOS technology nodes. 4 However, many critical issues, such as thermal stability, have yet to be understood. Therefore, hafnium oxide is still the subject of intensive research. Indeed, the formation of an interfacial layer (IL) due to thermal steps after gate dielectric fabrication has been observed. 5 This interlayer between the high-k dielectric and the semiconductor can strongly influence the electrical behavior of the fabricated structures, inducing leaking paths. 6 In order to keep a good leakage control, the introduction of thin SiO 2 or SiO x N y interfacial layers has been suggested. 7 As for the choice of a suitable high-k dielectric layer deposition method, it is worth to say that since the first study dealing with atomic layer deposition (ALD) of HfO 2 , 8 the ALD technique has been considered as a promising method providing the growth of HfO 2 films with acceptable conformality, density, and dielectric performance. 9, 10 Hafnium halides, such as HfCl 4 , have been widely used as precursors for ALD of HfO 2 . However, it has been demonstrated that this process leads to significant residual chlorine content, which cannot be completely removed by annealing. 11 Moreover, HfCl 4 is a solid precursor with low vapor pressure, so it does not provide precursor transport with efficiency comparable to that of liquid precursors. 12 Chlorine-free precursors such as alkylamides have been used as ALD precursors. For example, HfO 2 has been grown from hafnium tetrakis(ethylmethylamide) (TEMAH), Hf[N(CH 3 )(C 2 H 5 )] 4 , and H 2 O, 13, 14 from hafnium tetrakis(dimethylamide), Hf[N(CH 3 ) 2 ] 4 , and H 2 O, [15] [16] [17] [18] and from hafnium tetrakis(diethylamide) (TDMAH), Hf[N(C 2 H 5 ) 2 ] 4 , and H 2 O. 19 Besides H 2 O, ozone (O 3 ) and NH 3 radicals can successfully assist in alkylamide-based ALD of HfO 2. 20 Earlier studies under identical growth conditions at 300 C, under the same reactor pressure and with the same time parameters for both, alkylamide and halide precursors, have revealed that alkylamides can provide higher thickness uniformity and lower impurity levels than those measured in the films grown from HfCl 4, 20 and also may result in lower equivalent oxide thickness (EOT) than provided by HfCl 4.
16 On the other hand, it has been reported that when using TEMAH and water as precursors in ALD processes, the high concentration of hydroxyl groups in the films degrades the dielectric interface during the postdeposition annealing (PDA). 21 To solve this problem, O 3 can be used as an alternative oxidant due to its strong oxidization and high volatility. 22 Besides CMOS devices, it is known that the physical and electrical properties of silicon carbide (SiC) make it an attractive material for high frequency, high power devices. The use of high-k oxides deposited onto SiC, as an alternative to SiO 2 , a) Electronic mail: hecgar@ele.uva.es has also been investigated. 23, 24 The ALD deposition of HfO 2 layers on SiC, Si/SiC, and SiO 2 /SiC by using TDMAH as hafnium precursor has been reported. 25 It has been shown that in comparison to the HfO 2 /SiC structure, the HfO 2 /Si/SiC one minimizes leakage, thus providing a method for integrating HfO 2 into the SiC gate architecture. 25 The aim of this work is to study the effect of several technological parameters on the electrical characteristics of ALD HfO 2 -based metal-insulator-semiconductor (MIS) structures. Hafnium precursor was TDMAH. The influence of growth temperature (150, 225, or 350 C), oxygen precursor (O 3 or H 2 O), and postdeposition annealing (at 650 C in a N 2 ambient for 30 min) on the interface quality and current density was investigated. The electrical characteristics of the samples were exhaustively studied by means of the following techniques: capacitance-voltage (C-V), admittance spectroscopy, deep level transient spectroscopy (DLTS), conductance transients, flat band voltage transients (V FB -t), and current-voltage (I-V). Dielectric reliability characterization was also performed. We present experimental results and discuss the influence of the technological parameters on the electrical properties and current conduction mechanisms through the films. Thus, the knowledge obtained earlier about the alkylamide ALD process will be complemented with a complete electrical characterization, focussing in processes carried out at low growth temperatures and using ozone as oxygen precursor. Our goal is to establish the better growth conditions of HfO 2 layers to be used in potential micro-nanoelectronics applications, including high power silicon carbide devices (with thicker dielectric), 25 resistive random-access memories, 26 and nanodevices. 27 
II. EXPERIMENT
A. Sample preparation HfO 2 layers were grown by atomic layer deposition in a Cambridge NanoTech Savannah 200 system equipped with TDMAH, H 2 O, and O 3 as precursors, and N 2 as carrier and purge gas. The ALD process was carried out at different growth temperatures, T g , with processes of 100 ALD cycles, being one ALD cycle the following sequence: an O 3 pulse of 10 ms, a purge in N 2 for 9 s, followed by a TDMAH pulse of 50 ms and a purge in N 2 for 5 s. The deposition of HfO 2 has been carried out on p-type (100) silicon wafers with 0.1-1.4 X cm resistivity. The film thickness was measured using a Nanospec (AFTmodel200) interferometer and the obtained values are shown in Table I .
In order to electrically characterize the deposited HfO 2 layers, MIS structures were fabricated. The fabrication process started with standard wafer cleaning followed by a wet thermal oxidation process at 1100 C leading to a 400-nm-thick SiO 2 layer. This field oxide was patterned by photolithography and wet etching. Next, the wafers were cleaned using H 2 SO 4 þ H 2 O solution, followed by an HF dip, deionized water rinse, and nitrogen blow dry. This cleaning sequence was done just before transferring the samples into the ALD reactor; therefore, the deposition was performed on a hydrogen-terminated silicon surface. After growth of the dielectric film, some samples underwent a PDA process at 650 C in N 2 atmosphere for 30 min. A 500 nm thick Al/0.5% Cu layer was then deposited, which was patterned by photolithography and wet etching. The back side of the wafers was also metalized with aluminium for electrically contacting the silicon substrate. Finally, the wafers underwent a forming gas (N 2 /(10%)H 2 ) annealing at 350 C for 20 min. The fabricated MIS structures are square-shaped with different surface areas (A) ranging from 9.604 Â 10 À3 to 6.4 Â 10 À5 cm 2 . Capacitors with HfO 2 deposited at 225 C using H 2 O as the oxygen precursor were also used for comparison purposes. A detailed description of the fabrication process can be found in Ref. 18 .
B. Electrical characterization setup
The study of the electrical characteristics of the MIS structures has been first carried out through the measurement of C-V and current-voltage (I-V) characteristics at room temperature in a light-proof, electrically shielded probe station. C-V curves were recorded using an HP4192-A impedance analyzer in the parallel configuration at a frequency of 100 kHz and 30 mV ac signal level. For the current-voltage measurements, an HP4155B semiconductor parameter analyzer was used. The MIS structures were biased in accumulation, i.e., applying negative voltages to the metal gate with respect to the p-type substrates, so electrons were injected from the metal gate electrode.
In order to record the electrical parameters at several temperatures varying between liquid nitrogen temperature (77 K) and room temperature, samples were first cooled in darkness from room temperature to 77 K at zero bias in an Oxford DM1710 cryostat. An Oxford ITC 502 controller was used to monitor the temperature during the measurements. The capacitance measurements were carried out in this case with the assistance of a 1 MHz Boonton 72B TABLE I. Physical thickness measured using a Nanospec (AFTmodel200) interferometer and extracted EOT, V fb , and N eff values from C-V characteristics at 100 kHz of HfO 2 based capacitors for the different ALD process conditions. 
III. RESULTS AND DISCUSSION
A. Electrical characteristics
The leakage current densities (J) versus gate voltage (V G ) characteristics in the accumulation regime measured at room temperature are shown in Fig. 1 for the three growth temperature values studied. In the case of nonannealed HfO 2 layers [ Fig. 1(a) ], the current is larger for higher ALD deposition temperatures, with a current enhancement of more than two decades between 150 and 350 C layers at jV G j > 3 V. Kukli et al. 17 reported the effect of substrate temperature on the growth and physical properties of thin atomic layer deposited HfO 2 films from TDMAH and H 2 O. They attributed the increase in the growth rate at temperatures higher than 350 C to the thermal decomposition of the alkylamide molecules and violation of the ideal self-limiting ALD growth regime, and also observed that the best current values were obtained for intermediate growth temperatures. Decomposition and high growth rate are undesired properties in the ALD processes, and therefore growth temperature values as high as 400 C must been avoided. In the present work, growth temperature values ranged between 150 and 350 C; hence, it is expected that these undesired effects do not occur and, also, the residual contamination levels are maintained into acceptable limits. In our experimental conditions, the lower current values correspond to the lowest growth temperature. This difference could be connected to the highest amounts of hydrogen related impurities detected in Ref. 17 at the highest and lowest growth temperatures, which leads to high leakage currents and poor breakdown resistance. In our case, due to the fact that oxygen precursor is O 3 instead of H 2 O, the presence of hydrogen contamination is more limited and the deterioration of film quality is only observed at the highest growth temperatures.
A rather different behavior is observed in the case of annealed layers [ Fig. 1(b) ]. For the case of T g ¼ 150 C, the current increases when a PDA is carried out, while for the two higher deposition temperatures the current decreases. This different behavior can be influenced by a local reconstruction of the HfO 2 layers and an IL formation after thermal annealing treatments. 28, 29 In fact, it is known that due to the presence of oxygen in the ALD precursors, an interfacial SiO x layer can be formed during high-k film deposition, thus increasing the EOT values. Indeed, oxygen diffusion in high-k films is usually higher than in SiO 2 . Besides, some structural defects such as oxygen vacancies and interstitials are usually present. Some of these defects may be healed by applying a PDA to the high-k film. The effect of the PDA strongly depends on the temperature and ambient used. Calculations indicate that N 2 and NH 3 together with their ions and derivatives can bond to oxygen vacancies in various charge states, or initiate an oxygen substitution process. 5 On the other hand, at low deposition temperatures interfacial layer growth during high-k layer deposition is mostly limited by the initially grown IL layer, which may act as an effective barrier for further oxygen diffusion. Hence, the lower portion of the interfacial layer is expected to be oxygen deficient to a high degree. This fact could explain the different influence of the PDA on the electrical behavior of samples growth to different temperatures.
As for the oxygen precursor influence, we can see that H 2 O based samples exhibit larger current compared to their O 3 counterparts, which can be linked to the presence of larger amount of residual impurities related to a high concentration of hydroxyl groups in the former case. On the other hand, when measuring J-V characteristics in the accumulation regimen at several temperatures we can observe that the current behavior is governed by a Poole-Frenkel emission mechanism, which indicates that the conduction mechanism through the dielectric is bulk limited, as usual in high-k insulator based MIS structures. 30 All J-V curves were well fitted according to the Poole-Frenkel emission model considering the well-known current relationship
where C is a constant, u T is the potential well depth, E is the electric field, T is the temperature, and the b PF is the PooleFrenkel coefficient which is related to the barrier lowering by the applied field. , taking into account that the refractive index for HfO 2 ranges from 1.7 to 1.9. 31 The experimental values are reasonably in agreement with the theoretical ones, being both of the same order of magnitude. The small discrepancy can be related to the physical structure of the films that differs from the theoretical case and also to the IL formation. Additionally, the conduction behavior could be influenced by other conduction mechanisms, which may contribute to the current, although this is mainly dominated by Poole-Frenkel emission. 32 The C-V characteristics measured at 100 kHz of the studied HfO 2 based capacitors are shown in Fig. 3 . The EOT has been extracted from the capacitance in the accumulation regime, without quantum corrections. The results are shown in Table I , where an increase of EOT between 0.6 and 1 nm after a postdeposition annealing is observed (except for layers grown at 150 C). The EOT increase could be due to an enhanced IL formation after annealing treatments. 28, 29 This result is consistent with the leakage current reduction described above. 33 As expected, 150 C based layers with and without PDA show the largest EOT values.
In order to evaluate the charge in the bulk of the dielectric, it should be mentioned that a negative shift of the flat band voltage (V fb ) with respect to the theoretical value indicates the presence of a positive charge, while positive shifts indicate fixed negative charge. 34, 35 The total effective charge (N eff ), which is composed by the oxide charge and the possible contribution of interface traps, can be defined as
where q is the electron charge, C ox is oxide capacitance, and U MS is the metal-semiconductor work function. The extracted V fb and N eff values for the different ALD process conditions are shown in Table I . The presence of interface states is evidenced by the stretch-out of the C-V curves along the gate voltage axis, as a result of the different electronic character of the traps along the bandgap. 34 Additionally, conductance peaks are observed in the depletion region, resulting from a change in interface trap occupancy by capture and emission of carriers due to the ac gate bias charge. 34, 35 A first estimation of the interface state density (D it ) was obtained from the parallel conductance peaks (G p_max ) by 34, 36 
where x ¼ 2pf . D it values were also evaluated by means of DLTS technique, obtaining similar results.
Our measurements indicate that when increasing the ALD temperature from 150 to 350 C in non-PDA layers positive charges are generated (see Table I ). However, no clear influence of the growth temperature on the interface state density is detected, where a D it value of $9 Â 10 10 cm À2 eV À1 is observed for the studied non-PDA based capacitors [ Fig.  4(a) ]. Besides, the use of a postdeposition annealing in O 3 based films generates negative bulk charges (Table I) and interface states [ Fig. 4(a) ].
C-V curves exhibit the typical hysteresis phenomena. This fact indicates that there are slow states in the dielectric films, i.e., defects distributed away from the interface to the insulator 37 which can exchange electrons with the Si substrate through tunneling. These defects are called disordered induced gap states (DIGS) according to Hasegawa model. 38, 39 First, the hysteresis of the C-V characteristics has been evaluated from the difference between the extracted flat band voltages corresponding to C-V curves measured from inversion to accumulation and then sweeping back (V FB_inv_to_acc -V FB_acc_to_inv ). According to Fig. 4(b) , the use of a PDA reduces the counterclockwise hysteresis (except for the 150 C case). This result, in agreement with previously published work, 40 can be explained by the oxidation of the Si interface after annealing 29, 41 and/or the reduction of an excess of hydrogen and or hydroxyl groups in the layer introduced by the precursor chemistry. 17, 40 Additionally, lower hysteresis is observed for 350 C layers compared to the 225 C case. Similar results have been previously reported on H 2 O based layers. 40 It should be noted in Fig. 4(b) that the use of H 2 O as oxidant source without a PDA treatment enhances the counterclockwise hysteresis by a factor of 3. Furthermore, 150
C non-PDA O 3 -based samples show the lowest slow trap response corresponding to the largest EOT value.
In order to evaluate the spatial and energetic distribution of the slow states, the conductance transient technique has been applied, which allows obtaining a three-dimensional plot of DIGS density as a function of energy and spatial position. In Fig. 5(a) three-dimensional graph of DIGS density corresponding to the 225 C non-PDA H 2 O-based sample is shown. DIGS density value inside the insulator is reduced when a PDA is applied, in agreement with the small hysteresis in C-V curves obtained in this case. Furthermore, the highest DIGS density was obtained for 150 C PDA O 3 -based sample, about 6 Â 10 11 cm À2 eV À1 in accordance with the above J-V discussion. In fact, this sample exhibited the larger hysteresis phenomena after postdeposition annealing [ Fig. 4(b) ]. Insulator trap charging and discharging mechanisms give rise to flat band voltage transients from which we can obtain information about phonon-assisted tunneling mechanisms between localized states in the band gap of the insulator. 32 In order to obtain these transients, it is necessary to record the gate voltage while keeping constant the capacitance at the flat band condition. Figure 6(a) shows the amplitude of flat band transients measured at room temperature corresponding to the HfO 2 -based samples without a PDA. As it can be observed, the flat band voltage transients which have previously been biased in inversion show a decreasing behavior unlike those previously biased from an accumulation regimen. This performance is clearly due to hysteresis features in C-V curves 32 since the hysteresis was counterclockwise for all HfO 2 -based samples. Moreover, it can also be noticed that the amplitude of flat band transients shows a visible dependency on the ALD deposition temperature and on the precursor used.
The transient amplitude for H 2 O-based samples was higher, so the use of O 3 as oxidant precursor results in better quality HfO 2 films. This result is in agreement with the previous C-V and J-V data. Hysteresis of 150 C non-PDA O 3 -based sample is negligible [ Fig. 4(b) ], so transients amplitude in this case is very small.
On the other hand, the activation energy of soft optical phonons that produces the ionization of traps of the insulator in this phonon-assisted tunneling conduction can be estimated by means of an Arrhenius plot. In Fig. 6(b) , the amplitude of flat band transients measured at several temperatures corresponding to the 225 C non-PDA H 2 O-based sample has been depicted. The temperature-transient amplitude relation follows a linear trend with an activation energy of $54 meV [see inset Fig. 6(b) ], which is comparable to the soft optical phonon energies usually reported for high-k dielectrics. 42 
B. Dielectric reliability characterization
In order to evaluate the HfO 2 layers reliability, ramped I-V characteristics of a set of 25 capacitors for each process condition was measured and the breakdown voltage (V BD ) was recorded. The Weibull cumulative breakdown distribution shown in Fig. 7 is defined as
where a is the voltage at which 63.2% of the capacitors are broken, and b is the Weibull slope indicating the width of the distribution. The obtained b and a values are shown in Table II .
The results indicate that layers grown at 150 C exhibit the largest V BD , being the most beneficial condition studied for layer reliability, while layers grown at 350 C show the lowest V BD values. Furthermore, it can be observed that 
IV. CONCLUSIONS
An exhaustive electrical characterization of the HfO 2 -based MIS capacitors has been carried out. The results in our experimental work indicate that the leakage current is larger for higher deposition temperatures when samples were not annealed, but a different behavior was observed in the case of postdeposition annealed layers, which could be related, according to previous published works, to an IL formation, as evidenced by the increase of EOT after PDA treatments. Low growth temperatures prevent decomposition and high growth rate, as well as high contamination levels. As expected, the dominant leakage current mechanism was found to be Poole-Frenkel emission, with the b PF values obtained close to the theoretical one.
Additionally, in our experimental work, the growth temperature for non-PDA samples does not play a significant role in the D it values. However, when annealing the samples, the interface quality worsens. The hysteresis phenomena in C-V curves, due to defects inside the bulk of the insulator, are in most cases reduced when the postdeposition annealing has been carried out. This result has been confirmed using conductance transient technique and can been explained by the oxidation of the Si interface after annealing and/or the reduction of an excess of hydrogen and or hydroxyl groups in the layer introduced by the precursor chemistry. Conductance transients amplitude agrees with the hysteresis obtained in C-V curves. The temperature-transient amplitude relation follows a linear trend with an activation energy of about 54 meV, which is comparable to the soft optical phonon energies reported for high-k dielectrics.
Finally, and regarding dielectric reliability, HfO 2 layers grown at 150 C exhibit both the largest breakdown voltage and the largest EOT values, being the most beneficial condition studied for layer reliability.
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